Yutetsu TAKATSUKASA b08c694cd6 Fix wrong bit op tree optimization (#3185) ... * Add a test to reproduce bug3182. Run the same HDL with -Oo to confirm the result is same. * Hopefully fix #3182. The result can be 0 only when polarity is true (no AstNot is found during traversal).		2021-11-06 12:31:50 +09:00
..
t	Fix wrong bit op tree optimization (#3185)	2021-11-06 12:31:50 +09:00
.gdbinit
.gitignore
CMakeLists.txt
driver.pl
input.vc
input.xsim.vc
Makefile
Makefile_obj