verilator/test_regress/t/t_sys_readmem_b_8.mem
Wilson Snyder 52912c6329 Convert repository to git from svn.
- Change .cvsignore to .gitignore
- Remove Id metacomments
- Cleanup whitespace at end of lines
2008-06-09 21:25:10 -04:00

21 lines
404 B
Plaintext

// DESCRIPTION: Verilator: Verilog Test data file
//
// Copyright 2006 by Wilson Snyder. This program is free software; you can
// redistribute it and/or modify it under the terms of either the GNU
// General Public License or the Perl Artistic License.
// ** Note this file has DOS CR's so we can test them!
10000
10001
10010
10011
/*
multi line
ignored
*/
10100
10101
10110
10111