forked from github/verilator
14 lines
310 B
Systemverilog
14 lines
310 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2012 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (/*AUTOARG*/);
|
|
|
|
initial begin
|
|
#100 $finish; //<--- Warning
|
|
end
|
|
|
|
endmodule
|