verilator/test_regress/t/t_order_clkinst.out
Wilson Snyder d4f7f5297a
Support IEEE time units and time precisions, #234. (#2253)
Includes `timescale, $printtimescale, $timeformat.
VL_TIME_MULTIPLIER, VL_TIME_PRECISION, VL_TIME_UNIT have been removed
and the time precision must now match the SystemC time precision.
To get closer behavior to older versions, use e.g. --timescale-override
"1ps/1ps".
2020-04-15 19:39:03 -04:00

77 lines
1.6 KiB
Plaintext

$version Generated by VerilatedVcd $end
$date Fri Jun 22 19:27:45 2018
$end
$timescale 1ps $end
$scope module top $end
$var wire 1 / clk $end
$scope module t $end
$var wire 32 % c1_count [31:0] $end
$var wire 1 # c1_start $end
$var wire 32 ( c3_count [31:0] $end
$var wire 1 ' c3_start $end
$var wire 1 / clk $end
$var wire 8 $ cyc [7:0] $end
$var wire 32 & s2_count [31:0] $end
$var wire 1 # s2_start $end
$scope module c1 $end
$var wire 32 % count [31:0] $end
$var wire 32 * runner [31:0] $end
$var wire 32 ) runnerm1 [31:0] $end
$var wire 1 # start $end
$upscope $end
$scope module c3 $end
$var wire 32 ( count [31:0] $end
$var wire 32 . runner [31:0] $end
$var wire 32 - runnerm1 [31:0] $end
$var wire 1 ' start $end
$upscope $end
$scope module s2 $end
$var wire 32 & count [31:0] $end
$var wire 32 , runner [31:0] $end
$var wire 32 + runnerm1 [31:0] $end
$var wire 1 # start $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0#
b00000000 $
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
0'
b00000000000000000000000000000000 (
b11111111111111111111111111111111 )
b00000000000000000000000000000000 *
b11111111111111111111111111111111 +
b00000000000000000000000000000000 ,
b11111111111111111111111111111111 -
b00000000000000000000000000000000 .
0/
#10
b00000001 $
1/
#15
0/
#20
1#
b00000010 $
b00000000000000000000000000000011 %
b00000000000000000000000000000011 &
1'
b00000000000000000000000000000101 (
1/
#25
0/
#30
b00000011 $
1/
#35
0/
#40
b00000100 $
1/