forked from github/verilator
11 lines
284 B
Systemverilog
11 lines
284 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2017 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
`ifndef COMMON_GUARD
|
|
`define COMMON_GUARD 1
|
|
Inside `__FILE__.
|
|
`endif
|