forked from github/verilator
3ac6745658
Signed-off-by: Wilson Snyder <wsnyder@wsnyder.org>
4 lines
21 B
Systemverilog
4 lines
21 B
Systemverilog
module t;
|
|
|
|
endmodule
|