forked from github/verilator
12 lines
253 B
Systemverilog
12 lines
253 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2019 by Wilson Snyder.
|
|
|
|
module t;
|
|
initial begin
|
|
$write("Intentional stop\n");
|
|
$stop;
|
|
end
|
|
endmodule
|