forked from github/verilator
9 lines
227 B
Systemverilog
9 lines
227 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2017 by Wilson Snyder.
|
|
|
|
//`define TARGET_PACKAGE
|
|
|
|
`define TARGET_PACKAGE_```TARGET_PACKAGE
|