forked from github/verilator
6 lines
192 B
Systemverilog
6 lines
192 B
Systemverilog
// DESCRIPTION: Verilog::Preproc: Example source code
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2000-2011 by Wilson Snyder.
|
|
|
|
`define T_PREPROC_INC4
|