forked from github/verilator
10 lines
202 B
Systemverilog
10 lines
202 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2010 by Wilson Snyder.
|
|
|
|
`include "/dev/null"
|
|
|
|
module t;
|
|
endmodule
|