verilator/test_regress/t/t_fuzz_always_bad.v
2019-10-31 19:34:13 -04:00

11 lines
212 B
Systemverilog

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2019 by Wilson Snyder.
//bug1577
module t;
always @ c.a c:h;
endmodule