forked from github/verilator
21 lines
408 B
Systemverilog
21 lines
408 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// Copyright 2009 by Wilson Snyder. This program is free software; you can
|
|
// redistribute it and/or modify it under the terms of either the GNU
|
|
// Lesser General Public License Version 3 or the Perl Artistic License
|
|
// Version 2.0.
|
|
|
|
module t (/*AUTOARG*/
|
|
// Inputs
|
|
b
|
|
);
|
|
|
|
reg a [];
|
|
input b [];
|
|
|
|
initial begin
|
|
$stop;
|
|
end
|
|
|
|
endmodule
|