forked from github/verilator
11 lines
250 B
Systemverilog
11 lines
250 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2019 by Wilson Snyder.
|
|
|
|
module t;
|
|
initial begin
|
|
$display("\x\y\z"); // Illegal escapes
|
|
end
|
|
endmodule
|