forked from github/verilator
37dc33a195
* Add deprecation warning * Deprecate -msg in configuration files * Deprecate sc_clock
14 lines
257 B
Systemverilog
14 lines
257 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2003 by Wilson Snyder.
|
|
|
|
module t (/*AUTOARG*/
|
|
// Inputs
|
|
clk
|
|
);
|
|
|
|
input clk /*verilator sc_clock*/;
|
|
|
|
endmodule
|