forked from github/verilator
599d23697d
This is a major re-design of the way code is scheduled in Verilator, with the goal of properly supporting the Active and NBA regions of the SystemVerilog scheduling model, as defined in IEEE 1800-2017 chapter 4. With this change, all internally generated clocks should simulate correctly, and there should be no more need for the `clock_enable` and `clocker` attributes for correctness in the absence of Verilator generated library models (`--lib-create`). Details of the new scheduling model and algorithm are provided in docs/internals.rst. Implements #3278
39 lines
1.8 KiB
Plaintext
39 lines
1.8 KiB
Plaintext
-V{t#,#}- Verilated::debug is on. Message prefix indicates {<thread>,<sequence_number>}.
|
|
-V{t#,#}+ Vt_verilated_debug___024root___ctor_var_reset
|
|
internalsDump:
|
|
Version: Verilator ###
|
|
Argv: obj_vlt/t_verilated_debug/Vt_verilated_debug
|
|
scopesDump:
|
|
|
|
-V{t#,#}+++++TOP Evaluate Vt_verilated_debug::eval_step
|
|
-V{t#,#}+ Vt_verilated_debug___024root___eval_debug_assertions
|
|
-V{t#,#}+ Initial
|
|
-V{t#,#}+ Vt_verilated_debug___024root___eval_static
|
|
-V{t#,#}+ Vt_verilated_debug___024root___eval_initial
|
|
-V{t#,#}+ Vt_verilated_debug___024root___eval_initial__TOP
|
|
Data: w96: 000000aa 000000bb 000000cc
|
|
-V{t#,#}+ Vt_verilated_debug___024root___eval_settle
|
|
-V{t#,#}+ Eval
|
|
-V{t#,#}+ Vt_verilated_debug___024root___eval
|
|
-V{t#,#}+ Vt_verilated_debug___024root___eval_triggers__act
|
|
-V{t#,#}+ Vt_verilated_debug___024root___dump_triggers__act
|
|
-V{t#,#} No triggers active
|
|
-V{t#,#}+++++TOP Evaluate Vt_verilated_debug::eval_step
|
|
-V{t#,#}+ Vt_verilated_debug___024root___eval_debug_assertions
|
|
-V{t#,#}+ Eval
|
|
-V{t#,#}+ Vt_verilated_debug___024root___eval
|
|
-V{t#,#}+ Vt_verilated_debug___024root___eval_triggers__act
|
|
-V{t#,#}+ Vt_verilated_debug___024root___dump_triggers__act
|
|
-V{t#,#} 'act' region trigger index 0 is active: @(posedge clk)
|
|
-V{t#,#}+ Vt_verilated_debug___024root___eval_act
|
|
-V{t#,#}+ Vt_verilated_debug___024root___eval_triggers__act
|
|
-V{t#,#}+ Vt_verilated_debug___024root___dump_triggers__act
|
|
-V{t#,#} No triggers active
|
|
-V{t#,#}+ Vt_verilated_debug___024root___eval_nba
|
|
-V{t#,#}+ Vt_verilated_debug___024root___nba_sequent__TOP__0
|
|
*-* All Finished *-*
|
|
-V{t#,#}+ Vt_verilated_debug___024root___eval_triggers__act
|
|
-V{t#,#}+ Vt_verilated_debug___024root___dump_triggers__act
|
|
-V{t#,#} No triggers active
|
|
-V{t#,#}+ Vt_verilated_debug___024root___eval_final
|