// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2020 by Wilson Snyder.

`define test(a1,a2) ((a1) + (a2))

`test val
 ( 1,2)