Mario1159/verilator
1
0
Fork 0
forked from github/verilator
Code Pull Requests Releases 1 Activity
790 Commits 9 Branches 150 Tags 43 MiB
42199bc8e5
Commit Graph

2 Commits

Author SHA1 Message Date
Wilson Snyder
2dc7b7ad78 Tests: Use top. instead of TOP. to match other sims 2009-12-05 09:58:09 -05:00
Wilson Snyder
b1e6fe7139 Fix core dump with SystemVerilog var declarations under unnamed begins. 2009-10-11 20:50:31 -04:00