Mario1159/verilator
1
0
Fork 0
forked from github/verilator
Code Pull Requests Releases 1 Activity
1,199 Commits 9 Branches 150 Tags 43 MiB
1d12b47cb8
Commit Graph

1 Commits

Author SHA1 Message Date
Wilson Snyder
9d98e012e4 Fix segfault on SystemVerilog "output wire foo=0", bug291. 2010-10-04 07:48:09 -04:00