Mario1159/verilator
1
0
Fork 0
forked from github/verilator
Code Pull Requests Releases 1 Activity

Commenary

Browse Source
This commit is contained in:
Wilson Snyder 2020-04-05 17:01:33 -04:00
parent 763f621d4c
commit ff31abe341
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
README.adoc
View File

@ -88,11 +88,11 @@ interpreted Verilog simulators such as http://iverilog.icarus.com[Icarus
Verilog]. Another 2-10x speedup might be gained from multithreading Verilog]. Another 2-10x speedup might be gained from multithreading
(yielding 200-1000x total over interpreted simulators). (yielding 200-1000x total over interpreted simulators).
Verilator has typically similar or better performance versus the commercial Verilator has typically similar or better performance versus the
Verilog simulators (Carbon Design Systems Carbonator, Modelsim, Cadence closed-source Verilog simulators (Carbon Design Systems Carbonator,
Incisive/NC-Verilog, Synopsys VCS, VTOC, and Pragmatic CVer/CVC). But, Modelsim, Cadence Incisive/NC-Verilog, Synopsys VCS, VTOC, and Pragmatic
Verilator is open-sourced, so you can spend on computes rather than CVer/CVC). But, Verilator is open-sourced, so you can spend on computes
licenses. Thus Verilator gives you the best cycles/dollar. rather than licenses. Thus Verilator gives you the best cycles/dollar.
For more information on how Verilator stacks up to some of the other For more information on how Verilator stacks up to some of the other
closed-sourced and open-sourced Verilog simulators, see the closed-sourced and open-sourced Verilog simulators, see the