Mario1159/verilator
1
0
Fork 0
forked from github/verilator
Code Pull Requests Releases 1 Activity

Fix missing edge type in xml output, msg2480.

Browse Source
This commit is contained in:
Wilson Snyder 2018-01-31 07:29:14 -05:00
parent 3c7fef68c0
commit b40b152b87
3 changed files with 8 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Changes
View File

@ -12,6 +12,8 @@ The contributors that suggested a given feature are shown in []. Thanks!
**** Fix input-only tristate comparisons, bug1267. [Alexis G]
**** Fix missing edge type in xml output, msg2480. [Alexis G]
**** Remove c++filt, bug1265. [Stefan Wallentowitz]

5
src/V3EmitXml.cpp
View File

@ -129,6 +129,11 @@ class EmitXmlFileVisitor : public AstNVisitor {
// Children includes vpiHighConn and vpiLowConn; we don't support port bits (yet?)
outputChildrenEnd(nodep, "port");
}
virtual void visit(AstSenItem* nodep) {
outputTag(nodep, "");
puts(" edgeType=\""+cvtToStr(nodep->edgeType().ascii())+"\""); // IEEE vpiTopModule
outputChildrenEnd(nodep, "");
}
// Data types
virtual void visit(AstBasicDType* nodep) {

2
test_regress/t/t_xml_first.out
View File

@ -43,7 +43,7 @@
<var fl="e37" name="q" dtype_id="2"/>
<always fl="e39">
<sentree fl="e39">
<senitem fl="e39">
<senitem fl="e39" edgeType="POS">
<varref fl="e39" name="clk" dtype_id="1"/>
</senitem>
</sentree>