Mario1159/verilator
1
0
Fork 0
forked from github/verilator
Code Pull Requests Releases 1 Activity

Increase devel version as next release will be 4.200

Browse Source
This commit is contained in:
Wilson Snyder 2021-03-07 11:35:29 -05:00
parent 8df06a9f08
commit a9d61a8bff
2 changed files with 6 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
Changes
View File

@ -2,8 +2,7 @@ Revision history for Verilator
The contributors that suggested a given feature are shown in []. Thanks!
* Verilator 4.111 devel
(Next release version number will be 4.200)
* Verilator 4.199 devel
** Add simulation context (VerilatedContext) to allow multiple fully independent
models to be in the same process. Please see the updated examples.
@ -13,6 +12,10 @@ The contributors that suggested a given feature are shown in []. Thanks!
**** --inhibit-sim is planned for deprecation, file a bug if this is still being used.
**** Fix range inheritance on port without data type (#2753). [Embedded Go]
**** Fix slice-assign overflow (#2803) (#2811). [David Turner]
* Verilator 4.110 2021-02-25

2
configure.ac
View File

@ -7,7 +7,7 @@
#AC_INIT([Verilator],[#.### YYYY-MM-DD])
#AC_INIT([Verilator],[#.### devel])
AC_INIT([Verilator],[4.111 devel],
AC_INIT([Verilator],[4.199 devel],
[https://verilator.org],
[verilator],[https://verilator.org])
# When releasing, also update header of Changes file