Mario1159/verilator
1
0
Fork 0
forked from github/verilator
Code Pull Requests Releases 1 Activity

Support p format for UnpackArray (#3877)

Browse Source
This commit is contained in:
Aleksander Kiryk 2023-01-16 17:41:02 +01:00 committed by GitHub
parent e5eb7d8930
commit a1160a85a3
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
4 changed files with 48 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/V3Width.cpp
View File

@ -4591,6 +4591,7 @@ private:
|| VN_IS(dtypep, WildcardArrayDType) // || VN_IS(dtypep, WildcardArrayDType) //
|| VN_IS(dtypep, ClassRefDType) // || VN_IS(dtypep, ClassRefDType) //
|| VN_IS(dtypep, DynArrayDType) // || VN_IS(dtypep, DynArrayDType) //
|| VN_IS(dtypep, UnpackArrayDType) //
|| VN_IS(dtypep, QueueDType) || VN_IS(dtypep, QueueDType)
|| (VN_IS(dtypep, StructDType) || (VN_IS(dtypep, StructDType)
&& !VN_AS(dtypep, StructDType)->packed())) { && !VN_AS(dtypep, StructDType)->packed())) {

3
test_regress/t/t_unpacked_array_p_fmt.out Normal file
View File

@ -0,0 +1,3 @@
%p='{'h0, 'h1, 'h1, 'h0, 'h1, 'h0, 'h0, 'h1, 'h1, 'h0, 'h0, 'h1, 'h0, 'h1, 'h1, 'h0}
%p='{'{'h0, 'h1, 'h1, 'h0} , '{'h1, 'h0, 'h0, 'h1} , '{'h1, 'h0, 'h0, 'h1} , '{'h0, 'h1, 'h1, 'h0} }
*-* All Finished *-*

22
test_regress/t/t_unpacked_array_p_fmt.pl Executable file
View File

@ -0,0 +1,22 @@
#!/usr/bin/env perl
if (!$::Driver) { use FindBin; exec("$FindBin::Bin/bootstrap.pl", @ARGV, $0); die; }
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
# Copyright 2023 by Wilson Snyder. This program is free software; you
# can redistribute it and/or modify it under the terms of either the GNU
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
scenarios(simulator => 1);
compile(
);
execute(
expect_filename => $Self->{golden_filename},
check_finished => 1,
);
ok(1);
1;

22
test_regress/t/t_unpacked_array_p_fmt.v Normal file
View File

@ -0,0 +1,22 @@
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2023 by Antmicro Ltd.
// SPDX-License-Identifier: CC0-1.0
module t (/*AUTOARG*/);
reg arr [15:0];
reg mat [3:0] [3:0];
initial begin
for (int i = 0; i < 16; i++) begin
arr[i] = ^i;
mat[i/4][i%4] = ^i;
end
$display("%%p=%p", arr);
$display("%%p=%p", mat);
$write("*-* All Finished *-*\n");
$finish;
end
endmodule