Mario1159/verilator
1
0
Fork 0
forked from github/verilator
Code Pull Requests Releases 1 Activity

Fix vpi scope naming (#2130)

Browse Source 
Dedot and shorten the name so that public modules and interface cells
are accessible too via VPI.

Fixes #2109
This commit is contained in:
Stefan Wallentowitz 2020-01-21 17:03:21 +01:00 committed by GitHub
parent 22088c907f
commit 8e26bdd098
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
2 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Changes
View File

@ -21,6 +21,8 @@ The contributors that suggested a given feature are shown in []. Thanks!
**** Add parameter to set maximum signal width. #2082. [Øyvind Harboe]
**** Fix VPI scope naming for public modules. [Nandu Raj]
* Verilator 4.026 2020-01-11

3
src/V3EmitCSyms.cpp
View File

@ -293,9 +293,10 @@ class EmitCSyms : EmitCBaseVisitor {
m_scopes.push_back(make_pair(nodep, m_modp));
if (v3Global.opt.vpi() && !nodep->isTop()) {
string name_dedot = AstNode::dedotName(nodep->shortName());
m_vpiScopeCandidates.insert(make_pair(nodep->name(),
ScopeData(scopeSymString(nodep->name()),
nodep->name(), "SCOPE_MODULE")));
name_dedot, "SCOPE_MODULE")));
}
}
virtual void visit(AstScopeName* nodep) {