Mario1159/verilator
1
0
Fork 0
forked from github/verilator
Code Pull Requests Releases 1 Activity

Apply 'make format'

Browse Source
This commit is contained in:
github action 2023-01-18 16:48:16 +00:00
parent 956fd89b87
commit 6cd26edb64
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/verilog.y
View File

@ -96,8 +96,10 @@ public:
bool m_tracingParse = true; // Tracing disable for parser
bool m_insideProperty = false; // Is inside property declaration
bool m_typedPropertyPort = false; // True if typed property port occurred on port lists
bool m_modportImpExpActive = false; // Standalone ID is a tf_identifier instead of port_identifier
bool m_modportImpExpLastIsExport = false; // Last import_export statement in modportPortsDecl is an export
bool m_modportImpExpActive
= false; // Standalone ID is a tf_identifier instead of port_identifier
bool m_modportImpExpLastIsExport
= false; // Last import_export statement in modportPortsDecl is an export
int m_pinNum = -1; // Pin number currently parsing
std::stack<int> m_pinStack; // Queue of pin numbers being parsed