Mario1159/verilator
1
0
Fork 0
forked from github/verilator
Code Pull Requests Releases 1 Activity

Tests: Improve vams to attach wire.

Browse Source
This commit is contained in:
Wilson Snyder 2017-04-04 19:15:15 -04:00
parent 9df9ff59e0
commit 62b3deb90d
1 changed files with 14 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
test_regress/t/t_vams_wreal.v
View File

@ -6,8 +6,6 @@
`begin_keywords "VAMS-2.3"
module t (/*autoarg*/
// Outputs
aout,
// Inputs
clk, in
);
@ -15,17 +13,19 @@ module t (/*autoarg*/
input clk;
input [15:0] in;
output aout;
wreal aout;
integer cyc=0;
real vin;
real gnd;
real vin;
wreal vpass;
through through (.vin, .vpass);
real gnd;
wire out;
within_range within_range (/*AUTOINST*/
// Interfaces
.vin (vin),
.vpass (vpass),
.gnd (gnd),
// Outputs
.out (out));
@ -70,14 +70,20 @@ module t (/*autoarg*/
endmodule
module within_range
module through
(input wreal vin,
output wreal vpass);
assign vpass = vin;
endmodule
module within_range
(input wreal vpass,
input wreal gnd,
output out);
parameter real V_MIN = 0.5;
parameter real V_MAX = 10;
wreal in_int = vin - gnd;
wreal in_int = vpass - gnd;
wire out = (V_MIN <= in_int && in_int <= V_MAX);
endmodule