forked from github/verilator
Tests: Resolve self assignment in t_unoptflat_simple_2, Closes #2149.
This commit is contained in:
parent
119162912a
commit
50fb7fc8b4
@ -14,7 +14,7 @@ module t (/*AUTOARG*/
|
|||||||
wire [2:0] x;
|
wire [2:0] x;
|
||||||
|
|
||||||
assign x[1:0] = { x[0], clk };
|
assign x[1:0] = { x[0], clk };
|
||||||
assign x[2:1] = { clk, x[1] };
|
assign x[2:1] = x[1:0];
|
||||||
|
|
||||||
always @(posedge clk or negedge clk) begin
|
always @(posedge clk or negedge clk) begin
|
||||||
|
|
||||||
@ -22,7 +22,7 @@ module t (/*AUTOARG*/
|
|||||||
$write("x = %x\n", x);
|
$write("x = %x\n", x);
|
||||||
`endif
|
`endif
|
||||||
|
|
||||||
if (x[1] != 0) begin
|
if (x[2] != 0) begin
|
||||||
$write("*-* All Finished *-*\n");
|
$write("*-* All Finished *-*\n");
|
||||||
$finish;
|
$finish;
|
||||||
end
|
end
|
||||||
|
@ -6,7 +6,7 @@
|
|||||||
t/t_unoptflat_simple_2.v:16: Example path: ASSIGNW
|
t/t_unoptflat_simple_2.v:16: Example path: ASSIGNW
|
||||||
t/t_unoptflat_simple_2.v:14: Example path: t.x
|
t/t_unoptflat_simple_2.v:14: Example path: t.x
|
||||||
%Warning-UNOPTFLAT: Widest candidate vars to split:
|
%Warning-UNOPTFLAT: Widest candidate vars to split:
|
||||||
%Warning-UNOPTFLAT: t/t_unoptflat_simple_2.v:14: t.x, width 3, fanout 12
|
%Warning-UNOPTFLAT: t/t_unoptflat_simple_2.v:14: t.x, width 3, fanout 10
|
||||||
%Warning-UNOPTFLAT: Most fanned out candidate vars to split:
|
%Warning-UNOPTFLAT: Most fanned out candidate vars to split:
|
||||||
%Warning-UNOPTFLAT: t/t_unoptflat_simple_2.v:14: t.x, width 3, fanout 12
|
%Warning-UNOPTFLAT: t/t_unoptflat_simple_2.v:14: t.x, width 3, fanout 10
|
||||||
%Error: Exiting due to
|
%Error: Exiting due to
|
||||||
|
Loading…
Reference in New Issue
Block a user