Fix test ignores

This commit is contained in:
Wilson Snyder 2010-12-30 21:20:58 -05:00
parent b43299c8da
commit 4ca7f8834c
4 changed files with 11 additions and 10 deletions

View File

@ -2421,7 +2421,7 @@ module etc. so that -y directory searching will work. This warning is
printed for only the first mismatching module in any given file, and -v printed for only the first mismatching module in any given file, and -v
library files are ignored. library files are ignored.
Disabled by default as this is a code style warning, it will simulate Disabled by default as this is a code style warning; it will simulate
correctly. correctly.
=item DEFPARAM =item DEFPARAM
@ -2429,7 +2429,7 @@ correctly.
Warns that the "defparam" statement was deprecated in Verilog 2001 and all Warns that the "defparam" statement was deprecated in Verilog 2001 and all
designs should now be using the #(...) format to specify parameters. designs should now be using the #(...) format to specify parameters.
Disabled by default as this is a code style warning, it will simulate Disabled by default as this is a code style warning; it will simulate
correctly. correctly.
=item GENCLK =item GENCLK
@ -2452,7 +2452,7 @@ Warns that if/if else statements have exceeded the depth specified with
and priority if statements are ignored. Solutions include changing the and priority if statements are ignored. Solutions include changing the
code to a case statement, or a SystemVerilog 'unique if' or 'priority if'. code to a case statement, or a SystemVerilog 'unique if' or 'priority if'.
Disabled by default as this is a code style warning, it will simulate Disabled by default as this is a code style warning; it will simulate
correctly. correctly.
=item IMPERFECTSCH =item IMPERFECTSCH
@ -2491,7 +2491,7 @@ Instead of using absolute paths, relative paths (preferably without any
directory specified whatever) should be used, and +include used on the directory specified whatever) should be used, and +include used on the
command line to specify the top include source directory. command line to specify the top include source directory.
Disabled by default as this is a code style warning, it will simulate Disabled by default as this is a code style warning; it will simulate
correctly. correctly.
=item LITENDIAN =item LITENDIAN
@ -2594,7 +2594,7 @@ Warns that the specified signal is never sourced. Verilator is fairly
liberal in the usage calculations; making a signal public, or loading only liberal in the usage calculations; making a signal public, or loading only
a single array element marks the entire signal as driven. a single array element marks the entire signal as driven.
Disabled by default as this is a code style warning, it will simulate Disabled by default as this is a code style warning; it will simulate
correctly. correctly.
=item UNOPT =item UNOPT
@ -2681,7 +2681,7 @@ Warns that the specified signal is never sinked. Verilator is fairly
liberal in the usage calculations; making a signal public, or accessing liberal in the usage calculations; making a signal public, or accessing
only a single array element marks the entire signal as used. only a single array element marks the entire signal as used.
Disabled by default as this is a code style warning, it will simulate Disabled by default as this is a code style warning; it will simulate
correctly. correctly.
=item VARHIDDEN =item VARHIDDEN
@ -2691,7 +2691,7 @@ the same name as a variable in the upper level module or begin/end block
(thus hiding the upper variable from being able to be used.) Rename the (thus hiding the upper variable from being able to be used.) Rename the
variable to avoid confusion when reading the code. variable to avoid confusion when reading the code.
Disabled by default as this is a code style warning, it will simulate Disabled by default as this is a code style warning; it will simulate
correctly. correctly.
=item WIDTH =item WIDTH

View File

@ -72,6 +72,7 @@ public:
} }
} }
~UndrivenVarEntry() {} ~UndrivenVarEntry() {}
private: private:
// METHODS // METHODS
inline bool bitNumOk(int bit) const { return (bit*FLAGS_PER_BIT < (int)m_flags.size()); } inline bool bitNumOk(int bit) const { return (bit*FLAGS_PER_BIT < (int)m_flags.size()); }
@ -284,7 +285,6 @@ public:
// CONSTUCTORS // CONSTUCTORS
UndrivenVisitor(AstNetlist* nodep) { UndrivenVisitor(AstNetlist* nodep) {
m_markBoth = false; m_markBoth = false;
AstNode::user1ClearTree(); // user1p() used on entire tree
nodep->accept(*this); nodep->accept(*this);
} }
virtual ~UndrivenVisitor() { virtual ~UndrivenVisitor() {

1
test_vcs/.gitignore vendored
View File

@ -5,6 +5,7 @@
*.vcd *.vcd
csrc csrc
vcs.key vcs.key
ucli.key
*.daidir *.daidir
simv simv
obj_* obj_*

View File

@ -5,7 +5,7 @@
# This calls the object directory makefile. That allows the objects to # This calls the object directory makefile. That allows the objects to
# be placed in the "current directory" which simplifies the Makefile. # be placed in the "current directory" which simplifies the Makefile.
# #
# Copyright 2003 by Wilson Snyder. This program is free software; you can # Copyright 2003-2011 by Wilson Snyder. This program is free software; you can
# redistribute it and/or modify it under the terms of either the GNU # redistribute it and/or modify it under the terms of either the GNU
# Lesser General Public License Version 3 or the Perl Artistic License # Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0. # Version 2.0.
@ -72,5 +72,5 @@ nc_passed.log: $(V_FILES) ../test_v/input.vc
maintainer-copy:: maintainer-copy::
clean mostlyclean distclean maintainer-clean:: clean mostlyclean distclean maintainer-clean::
-rm -rf obj_dir *.log *.dmp *.vpd simv* vcs.key csrc INCA_libs -rm -rf obj_dir *.log *.dmp *.vpd simv* *.key csrc INCA_libs