Mario1159/verilator
1
0
Fork 0
forked from github/verilator
Code Pull Requests Releases 1 Activity

Fix implying dotted wire names

Browse Source
This commit is contained in:
Wilson Snyder 2012-12-31 13:50:44 -05:00
parent a547133efe
commit 46f70b1cbb
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/V3LinkDot.cpp
View File

@ -805,7 +805,7 @@ private:
if (nodep->castDot()) { // Not creating a simple implied type, if (nodep->castDot()) { // Not creating a simple implied type,
// and implying something else would just confuse later errors // and implying something else would just confuse later errors
} }
if (nodep->castVarRef() || (nodep->castParseRef() && nodep->castParseRef()->start())) { else if (nodep->castVarRef() || (nodep->castParseRef() && nodep->castParseRef()->start())) {
// To prevent user errors, we should only do single bit // To prevent user errors, we should only do single bit
// implicit vars, however some netlists (MIPS) expect single // implicit vars, however some netlists (MIPS) expect single
// bit implicit wires to get created with range 0:0 etc. // bit implicit wires to get created with range 0:0 etc.