Mario1159/verilator
1
0
Fork 0
forked from github/verilator
Code Pull Requests Releases 1 Activity

Check c style array

Browse Source
This commit is contained in:
Wilson Snyder 2012-01-25 19:23:41 -05:00
parent a1d1d6d3d4
commit 35c53865fb
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
test_regress/t/t_mem_multidim.v
View File

@ -26,6 +26,7 @@ module t (/*AUTOARG*/
integer i0,i1,i2; integer i0,i1,i2;
integer imem[2:0][1:3]; integer imem[2:0][1:3];
reg [2:0] cstyle[2];
initial begin initial begin
for (i0=0; i0<3; i0=i0+1) begin for (i0=0; i0<3; i0=i0+1) begin
@ -75,6 +76,8 @@ module t (/*AUTOARG*/
memn[index0][index1][index2] <= {~crc[6:0],crc[7]}; memn[index0][index1][index2] <= {~crc[6:0],crc[7]};
memw[index0][index1][index2] <= {~crc[7:0],crc}; memw[index0][index1][index2] <= {~crc[7:0],crc};
//$write("Set memw[%d][%d][%d] <= %x\n",index0,index1,index2, {~crc[7:0],crc}); //$write("Set memw[%d][%d][%d] <= %x\n",index0,index1,index2, {~crc[7:0],crc});
cstyle[cyc[0]] <= cyc[2:0];
if (cyc>20) if (cstyle[~cyc[0]] != (cyc[2:0]-3'b1)) $stop;
end end
else if (cyc==90) begin else if (cyc==90) begin
memn[0][1][3] <= memn[0][1][3] ^ 8'ha8; memn[0][1][3] <= memn[0][1][3] ^ 8'ha8;