forked from github/verilator
Commentary: Update ChangeLog
This commit is contained in:
parent
99d39cb6ff
commit
267315e7d4
7
Changes
7
Changes
@ -17,14 +17,19 @@ Verilator 4.221 devel
|
|||||||
* Deprecate 'vluint64_t' and similar types (#3255).
|
* Deprecate 'vluint64_t' and similar types (#3255).
|
||||||
* Raise error on assignment to const in initial blocks. [Geza Lore, Shunyao CAD]
|
* Raise error on assignment to const in initial blocks. [Geza Lore, Shunyao CAD]
|
||||||
* Issue INITIALDLY/COMBDLY/BLKSEQ warnings consistent with Verilator execution. [Geza Lore, Shunyao CAD]
|
* Issue INITIALDLY/COMBDLY/BLKSEQ warnings consistent with Verilator execution. [Geza Lore, Shunyao CAD]
|
||||||
|
* Support LoongArch ISA multithreading (#3353) (#3354). [Xi Zhang]
|
||||||
* Fix MSVC localtime_s (#3124).
|
* Fix MSVC localtime_s (#3124).
|
||||||
* Fix Bison 3.8.2 error (#3366). [elike-ypq]
|
* Fix Bison 3.8.2 error (#3366). [elike-ypq]
|
||||||
* Fix rare bug in -Oz (V3Localize) (#3286). [Geza Lore, Shunyao CAD]
|
* Fix rare bug in -Oz (V3Localize) (#3286). [Geza Lore, Shunyao CAD]
|
||||||
* Fix tracing interfaces inside interfaces (#3309). [Kevin Millis]
|
* Fix tracing interfaces inside interfaces (#3309). [Kevin Millis]
|
||||||
* Fix filenames with dots overwriting debug .vpp files (#3373).
|
* Fix filenames with dots overwriting debug .vpp files (#3373).
|
||||||
* Fix including VK_USER_OBJS in make library (#3370). [Julien Margetts]
|
* Fix including VK_USER_OBJS in make library (#3370) (#3382). [Julien Margetts]
|
||||||
|
* Fix hang in generate symbol references (#3391) (#3398). [Yoda Lee]
|
||||||
|
* Fix missing #include <memory> (#3392). [Aliaksei Chapyzhenka]
|
||||||
* Fix crash in recursive module inlining (#3393). [david-sawatzke]
|
* Fix crash in recursive module inlining (#3393). [david-sawatzke]
|
||||||
* Fix --protect-ids mangling names of library methods. [Geza Lore, Shunyao CAD]
|
* Fix --protect-ids mangling names of library methods. [Geza Lore, Shunyao CAD]
|
||||||
|
* Fix foreach segmentation fault (#3400). [Kamil Rakoczy]
|
||||||
|
|
||||||
|
|
||||||
Verilator 4.220 2022-03-12
|
Verilator 4.220 2022-03-12
|
||||||
==========================
|
==========================
|
||||||
|
@ -23,14 +23,14 @@ Contributors
|
|||||||
Many people have provided ideas and other assistance with Verilator.
|
Many people have provided ideas and other assistance with Verilator.
|
||||||
|
|
||||||
Verilator is receiving major development support from the `CHIPS Alliance
|
Verilator is receiving major development support from the `CHIPS Alliance
|
||||||
<https://chipsalliance.org>`_.
|
<https://chipsalliance.org>`_ and `Shunyao CAD <https://shunyaocad.com>`_.
|
||||||
|
|
||||||
Previous major corporate sponsors of Verilator, by providing significant
|
Previous major corporate sponsors of Verilator, by providing significant
|
||||||
contributions of time or funds included include: Atmel Corporation, Cavium
|
contributions of time or funds included include: Atmel Corporation, Cavium
|
||||||
Inc., Compaq Corporation, Digital Equipment Corporation, Embecosm Ltd.,
|
Inc., Compaq Corporation, Digital Equipment Corporation, Embecosm Ltd.,
|
||||||
Hicamp Systems, Intel Corporation, Mindspeed Technologies Inc., MicroTune
|
Hicamp Systems, Intel Corporation, Mindspeed Technologies Inc., MicroTune
|
||||||
Inc., picoChip Designs Ltd., Sun Microsystems Inc., Nauticus Networks Inc.,
|
Inc., picoChip Designs Ltd., Sun Microsystems Inc., Nauticus Networks Inc.,
|
||||||
and SiCortex Inc.
|
SiCortex Inc, and Shunyao CAD.
|
||||||
|
|
||||||
The people who have contributed major functionality are: Byron Bradley,
|
The people who have contributed major functionality are: Byron Bradley,
|
||||||
Jeremy Bennett, Lane Brooks, John Coiner, Duane Galbi, Geza Lore, Todd
|
Jeremy Bennett, Lane Brooks, John Coiner, Duane Galbi, Geza Lore, Todd
|
||||||
|
Loading…
Reference in New Issue
Block a user