verilator/test_regress/t/t_preproc_eof6_bad.v

8 lines
221 B
Systemverilog
Raw Normal View History

2022-11-18 01:37:51 +00:00
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2019 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
"""str