forked from github/verilator
17 lines
338 B
Systemverilog
17 lines
338 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
|
// any use, without warranty, 2020 by Wilson Snyder.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
module t (/*AUTOARG*/);
|
||
|
|
|
||
|
|
string q[$];
|
||
|
|
int aarray[string];
|
||
|
|
|
||
|
|
initial begin
|
||
|
|
$cast(q, aarray);
|
||
|
|
end
|
||
|
|
|
||
|
|
endmodule
|