2006-08-26 11:35:28 +00:00
|
|
|
#!/usr/bin/perl
|
|
|
|
|
if (!$::Driver) { use FindBin; exec("./driver.pl", @ARGV, $0); die; }
|
|
|
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
|
|
|
|
#
|
2007-01-02 22:06:40 +00:00
|
|
|
# Copyright 2003-2007 by Wilson Snyder. This program is free software; you can
|
2006-08-26 11:35:28 +00:00
|
|
|
# redistribute it and/or modify it under the terms of either the GNU
|
|
|
|
|
# General Public License or the Perl Artistic License.
|
|
|
|
|
|
|
|
|
|
top_filename("t/t_assert_synth.v");
|
|
|
|
|
|
|
|
|
|
compile (
|
|
|
|
|
v_flags2 => [$Last_Self->{v3}?'--assert':($Last_Self->{nc}?'+assert':''),
|
|
|
|
|
'+define+FAILING_PARALLEL',],
|
|
|
|
|
);
|
|
|
|
|
|
|
|
|
|
execute (
|
|
|
|
|
check_finished=>0,
|
|
|
|
|
fails=>1,
|
|
|
|
|
expect=>
|
|
|
|
|
'%Error: t_assert_synth.v:\d+: Assertion failed in TOP.v: synthesis parallel_case'
|
|
|
|
|
);
|
|
|
|
|
|
|
|
|
|
ok(1);
|
|
|
|
|
1;
|
