forked from github/verilator
31 lines
588 B
Coq
31 lines
588 B
Coq
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2013 by Wilson Snyder.
|
||
|
|
|
||
|
|
package pkg;
|
||
|
|
typedef enum bit [1:0]
|
||
|
|
{
|
||
|
|
E__NOT = 2'b00,
|
||
|
|
E__VAL = 2'b11
|
||
|
|
} E_t;
|
||
|
|
endpackage
|
||
|
|
|
||
|
|
module t;
|
||
|
|
reg [1:0] ttype;
|
||
|
|
reg m;
|
||
|
|
|
||
|
|
initial begin
|
||
|
|
ttype = pkg::E__NOT;
|
||
|
|
m = (ttype == pkg::E__VAL);
|
||
|
|
if (m != 1'b0) $stop;
|
||
|
|
|
||
|
|
ttype = pkg::E__VAL;
|
||
|
|
m = (ttype == pkg::E__VAL);
|
||
|
|
if (m != 1'b1) $stop;
|
||
|
|
|
||
|
|
$write("*-* All Finished *-*\n");
|
||
|
|
$finish;
|
||
|
|
end
|
||
|
|
endmodule
|