2006-12-21 15:28:32 +00:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test data file
|
|
|
|
|
//
|
|
|
|
|
// Copyright 2006 by Wilson Snyder. This program is free software; you can
|
|
|
|
|
// redistribute it and/or modify it under the terms of either the GNU
|
|
|
|
|
// General Public License or the Perl Artistic License.
|
|
|
|
|
|
|
|
|
|
// ** Note this file has DOS CR's so we can test them!
|
|
|
|
|
|
|
|
|
|
10000
|
|
|
|
|
10001
|
|
|
|
|
10010
|
|
|
|
|
10011
|
|
|
|
|
/*
|
|
|
|
|
multi line
|
|
|
|
|
ignored
|
|
|
|
|
*/
|
|
|
|
|
10100
|
|
|
|
|
10101
|
|
|
|
|
10110
|
|
|
|
|
10111
|
