verilator/test_regress/t/t_enum_bad_hide.v

14 lines
330 B
Systemverilog
Raw Normal View History

2019-06-30 21:38:41 +00:00
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2003 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
2019-06-30 21:38:41 +00:00
typedef enum { HIDE_VALUE = 0 } hide_enum_t;
module t;
typedef enum { HIDE_VALUE = 0 } hide_enum_t;
endmodule