forked from github/verilator
6 lines
93 B
Plaintext
6 lines
93 B
Plaintext
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
|
||
|
|
+define+GOT_DEF4=1
|
||
|
|
+incdir+.
|
||
|
|
t_flag_f_tsub.v
|