forked from github/verilator
4 lines
65 B
Coq
4 lines
65 B
Coq
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
|
||
|
|
`define GOT_DEF6
|