forked from github/verilator
3 lines
20 B
Systemverilog
3 lines
20 B
Systemverilog
|
module t;
|
||
|
endmodule
|