forked from github/verilator
28 lines
470 B
Coq
28 lines
470 B
Coq
|
// $Id:$
|
||
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2005 by Wilson Snyder.
|
||
|
|
|
||
|
|
module t (/*AUTOARG*/
|
||
|
|
// Inputs
|
||
|
|
clk
|
||
|
|
);
|
||
|
|
|
||
|
|
input clk;
|
||
|
|
|
||
|
|
reg [65:0] idx /*verilator public*/; initial idx = 1;
|
||
|
|
|
||
|
|
always @(posedge clk) begin
|
||
|
|
case(idx)
|
||
|
|
1: idx = 100;
|
||
|
|
100: begin
|
||
|
|
$write("*-* All Finished *-*\n");
|
||
|
|
$finish;
|
||
|
|
end
|
||
|
|
default: $stop;
|
||
|
|
endcase
|
||
|
|
end
|
||
|
|
|
||
|
|
endmodule
|