verilator/test_regress/t/t_no_std_bad.v

11 lines
300 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2020 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
// verilator lint_off DECLFILENAME
module t(/*AUTOARG*/);
import std::*;
endmodule