forked from github/verilator
4 lines
21 B
Systemverilog
4 lines
21 B
Systemverilog
|
module t;
|
||
|
|
|
||
|
|
endmodule
|