2017-11-18 22:42:35 +00:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2020-03-21 15:24:24 +00:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
|
|
|
// any use, without warranty, 2005 by Wilson Snyder.
|
|
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
2017-11-18 22:42:35 +00:00
|
|
|
|
|
|
|
|
module t (/*AUTOARG*/
|
|
|
|
|
// Inputs
|
|
|
|
|
clk
|
|
|
|
|
);
|
|
|
|
|
|
|
|
|
|
input clk;
|
|
|
|
|
|
|
|
|
|
looped looped ();
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module looped (/*AUTOARG*/);
|
|
|
|
|
looped looped ();
|
|
|
|
|
endmodule
|
