forked from github/verilator
18 lines
547 B
Systemverilog
18 lines
547 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2019 by Wilson Snyder.
|
||
|
|
|
||
|
|
`define checkh(gotv,expv) do if ((gotv) !== (expv)) begin $write("%%Error: %s:%0d: got='h%x exp='h%x\n", `__FILE__,`__LINE__, (gotv), (expv)); $stop; end while(0);
|
||
|
|
|
||
|
|
module t;
|
||
|
|
initial begin
|
||
|
|
integer r = $random;
|
||
|
|
integer ex;
|
||
|
|
if ($value$plusargs("SEED=%x", ex) !== 1) $stop;
|
||
|
|
`checkh(r, ex);
|
||
|
|
$write("*-* All Finished *-*\n");
|
||
|
|
$finish;
|
||
|
|
end
|
||
|
|
endmodule
|