forked from github/verilator
11 lines
291 B
Plaintext
11 lines
291 B
Plaintext
|
// DESCRIPTION: Verilator: Verilog Test data file
|
||
|
|
//
|
||
|
|
// Copyright 2006 by Wilson Snyder. This program is free software; you can
|
||
|
|
// redistribute it and/or modify it under the terms of either the GNU
|
||
|
|
// General Public License or the Perl Artistic License.
|
||
|
|
|
||
|
|
00
|
||
|
|
01
|
||
|
|
10
|
||
|
|
// Missing additional data
|