verilator/test_regress/t/t_lint_in_inc_bad.v

8 lines
248 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2019 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
`include "t_lint_in_inc_bad_1.vh"