forked from github/verilator
32 lines
608 B
Coq
32 lines
608 B
Coq
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2011 by Wilson Snyder.
|
||
|
|
|
||
|
|
module t;
|
||
|
|
|
||
|
|
integer i;
|
||
|
|
|
||
|
|
initial begin
|
||
|
|
`ifndef VERILATOR
|
||
|
|
`ifndef VCS
|
||
|
|
`ifndef NC
|
||
|
|
$system(); // Legal per spec, but not supported everywhere and nonsensical
|
||
|
|
`endif
|
||
|
|
`endif
|
||
|
|
`endif
|
||
|
|
$system("exit 0");
|
||
|
|
$system("echo hello");
|
||
|
|
`ifndef VCS
|
||
|
|
i = $system("exit 0");
|
||
|
|
if (i!==0) $stop;
|
||
|
|
i = $system("exit 10");
|
||
|
|
if (i!==10) $stop;
|
||
|
|
`endif
|
||
|
|
|
||
|
|
$write("*-* All Finished *-*\n");
|
||
|
|
$finish;
|
||
|
|
end
|
||
|
|
|
||
|
|
endmodule
|