forked from github/verilator
18 lines
582 B
Plaintext
18 lines
582 B
Plaintext
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2010 by Wilson Snyder.
|
||
|
|
|
||
|
|
`verilator_config
|
||
|
|
|
||
|
|
lint_off -rule CASEINCOMPLETE -file "t/t_vlt_warn.v"
|
||
|
|
lint_off -rule WIDTH -file "t/t_vlt_warn.v" -lines 18
|
||
|
|
// Test wildcard filenames
|
||
|
|
lint_off -msg WIDTH -file "*/t_vlt_warn.v" -lines 19-19
|
||
|
|
// Test global disables
|
||
|
|
lint_off -file "*/t_vlt_warn.v" -lines 20-20
|
||
|
|
|
||
|
|
coverage_off -file "t/t_vlt_warn.v"
|
||
|
|
// Test --flag is also accepted
|
||
|
|
tracing_off --file "t/t_vlt_warn.v"
|