forked from github/verilator
11 lines
241 B
Systemverilog
11 lines
241 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2019 by Wilson Snyder.
|
||
|
|
|
||
|
|
`line
|
||
|
|
`line 100
|
||
|
|
`line 100 somefile 1
|
||
|
|
`line 100 "somefile"
|
||
|
|
`line 100 "somefile" 3
|