forked from github/verilator
4 lines
47 B
Systemverilog
4 lines
47 B
Systemverilog
|
module a;
|
||
|
|
initial $lay(*Hello!=n");
|
||
|
|
endmodule
|